Skip to main content
Ctrl+K
PyEDB - Home PyEDB - Home
  • Home
  • Getting started
  • User guide
  • API reference
  • Examples
    • Release notes
Ctrl+K
  • GitHub
  • Support
  • Download documentation in PDF
  • Home
  • Getting started
  • User guide
  • API reference
  • Examples
  • Release notes
Ctrl+K
  • GitHub
  • Support
  • Download documentation in PDF

Section Navigation

  • database
    • definition
      • component_def
      • component_model
      • component_pin
      • materials
      • n_port_component_model
      • package_def
      • padstack_def
      • wirebond_def
        • BondwireDef
        • Jedec4BondwireDef
        • Jedec5BondwireDef
        • ApdBondwireDef
    • geometry
    • hierarchy
    • inner
    • layers
    • layout
    • net
    • ports
    • primitive
    • simulation_setup
    • terminal
    • utility
    • components
    • definitions
    • design_options
    • general
    • hfss
    • layout_validation
    • modeler
    • nets
    • padstacks
    • simulation_setups
    • siwave
    • source_excitations
    • stackup
    • variables
  • edb
  • edb_init
  • rpc_session
  • PyAnsys
  • The wirebond_def.py module

The wirebond_def.py module#

Summary#

BondwireDef

Jedec4BondwireDef

Class representing a JEDEC 4 bondwire definition.

Jedec5BondwireDef

Class representing a JEDEC 5 bondwire definition.

ApdBondwireDef

Class representing an Apd bondwire definition.

On this page
  • Summary
Edit on GitHub
  • Show Source

© Copyright (c) 2026 ANSYS, Inc. All rights reserved.

Created using Sphinx 8.1.3.

Built with the Ansys Sphinx Theme 1.7.2.
Last updated on