Skip to main content
Ctrl+K
PyEDB - Home PyEDB - Home
  • Home
  • Getting started
  • User guide
  • API reference
  • Examples
    • Release notes
Ctrl+K
  • GitHub
  • Support
  • Download documentation in PDF
  • Home
  • Getting started
  • User guide
  • API reference
  • Examples
  • Release notes
Ctrl+K
  • GitHub
  • Support
  • Download documentation in PDF

Section Navigation

  • Design rule checking (DRC)
    • Rules
      • add_back_drill_stub_length
      • add_copper_balance
      • add_diff_pair_length_match
      • add_min_annular_ring
      • add_min_clearance
      • add_min_line_width
      • construct
      • copy
      • dict
      • from_dict
      • from_orm
      • json
      • model_construct
      • model_copy
      • model_dump
      • model_dump_json
      • model_json_schema
      • model_parametrized_name
      • model_post_init
      • model_rebuild
      • model_validate
      • model_validate_json
      • model_validate_strings
      • parse_file
      • parse_obj
      • parse_raw
      • schema
      • schema_json
      • to_dict
      • update_forward_refs
      • validate
      • model_computed_fields
      • model_config
      • model_fields
      • min_line_width
      • min_clearance
      • min_annular_ring
      • diff_pair_length_match
      • back_drill_stub_length
      • copper_balance
    • from_dict
    • to_dict
    • add_min_line_width
    • add_min_clearance
    • add_min_annular_ring
    • add_diff_pair_length_match
    • add_back_drill_stub_length
    • add_copper_balance
    • MinLineWidth
    • MinClearance
    • MinAnnularRing
    • DiffPair
    • DiffPairLengthMatch
    • BackDrillStubLength
    • CopperBalance
    • Drc
    • check
    • to_ipc356a
  • PyAnsys
  • min_line_width

min_line_width#

Rules.min_line_width: List[MinLineWidth]#
On this page
  • min_line_width
Edit on GitHub
  • Show Source

© Copyright (c) 2026 ANSYS, Inc. All rights reserved.

Created using Sphinx 8.1.3.

Built with the Ansys Sphinx Theme 1.6.4.
Last updated on